Design Example of Programmable Logic Block for Peripheral Interface

  • Home
  • /
  • Courses
  • /
  • Design Example of Programmable Logic Block for Peripheral Interface
Course Content
Micro Electronics
0/3
Introduction to Electronics
Introduction to Diodes
MOS Field-Effect Transistors (MOSFETs)
Verilog-HDL
0/5
Asic Design Flow
Verilog Coding
Coding Style
Design Example of Programmable Time
Design Example of Programmable Logic Block for Peripheral Interface
System Verilog
0/3
SystemVerilog Literal Values and Data Types
Combinational Design Using SystemVerilog
Sequential Design Using SystemVerilog
Verilog Neural Network
0/1
Design of Convolutional Neural Network Based on Verilog
STA (Qflow Design)
0/10
Introduction
STA Concepts
Standard Cell Library
Interconnect Parasitics
Delay Calculation
Crosstalk and Noise
Configuring the STA Environment
Timing Verification
Interface Analysis
Robust Verification
VLSI WITH AI & ML
About Lesson

 Programmable Logic Block for Peripheral Interface
Design Specification
 Mode of Operation for Programmable Logic Block for
Peripheral Interface
 Microarchitecture Definition for Programmable
Peripheral Interface
 Flow Diagram Definition for Programmable Peripheral
Interface
 Synthesizable Verilog Code for Programmable
Peripheral Interface
 Simulation for Programmable Peripheral Interface
Design
 Demonstration by using Verilator Integrated with
GTKWave

Previous
Next

© 2023-2024 All Rights Reserved by Srineta Private Limited