VLSI WITH AI & ML
About Lesson

Introduction to Basic Verilog Concepts
 Comments
 Numbers
 Verilog Data Type
 Signal Strength
 Verilog Gate-Level Primitives
 User-Defined Primitives
 Concurrent and Sequential Statements
 Demonstration by using Verilator Integrated with
GTKWave